

(12) United States Patent Neeb

(10) Patent No.: US 6,894,523 B2 (45) Date of Patent: May 17, 2005

(54)	SYSTEM AND METHOD FOR TESTING SEMICONDUCTOR DEVICES	
(75)	Inventor:	Jim Neeb, Chandler, AZ (US)
(73)	Assignee:	Intel Corporation, Santa Clara, CA (US)
(*)	Notice:	Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.
(21)	Appl. No.: 10/612,553	
(22)	Filed:	Jul. 1, 2003
(65)	Prior Publication Data	
	US 2005/0001647 A1 Jan. 6, 2005	
	Int. Cl. G01R 31/26 U.S. Cl. 324/765; 324/158.1 Field of Search 324/754-758, 324/761-762, 765, 158.1	
(56)	References Cited	
	U.S. PATENT DOCUMENTS	

5,821,764 A * 10/1998 Slocum et al. 324/758

6,064,215 A * 5/2000	Kister 324/754
6,166,553 A * 12/2000	Sinsheimer 324/754
6,292,005 B1 • 9/2001	Suga 324/754
6,420,885 B1 * 7/2002	Fredrickson 324/754

[•] cited by examiner

Primary Examiner—Minh N. Tang (74) Attorney, Agent, or Firm—Marger Johnson & McCollom

(57) ABSTRACT

The invention(s) relates to semiconductor test system and method that isolates and counteracts forces that bend test equipment resulting in improved manufacturing yield and throughput. The system includes a force retainer fixedly mounted on a material handler and a force locator positioned between the force retainer and a circuit board. Together, the force retainer and locator prevent the circuit board from bending. Other embodiments are illustrated and described.

18 Claims, 4 Drawing Sheets



